



Barcelona Supercomputing Center Centro Nacional de Supercomputación

Computer Sciences Department: strategic developments

November 2020

Supercomputing SC'20

Department objectives



Adoption of AI technologies in future simulation frameworks



Main research lines



Contributing to Department's objectives:



Leadership in architectural proposals for HPC Key player in the design of cores and accelerators Leadership in parallel programming environments and practices Leadership in application performance understanding Key player in the HPC/AI convergence



Barcelona Supercomputing Center Centro Nacional de Supercomputación

Performance tools and methodologies

For further information please visit http://tools.bsc.es and https://www.pop-coe.eu

BSC Performance Tools



Bsccelona Supercomputing Center Centro Nacional de Supercomputación

BSC Tools – what's new?

Extrae extensions with updated support to OMPT and GASPI instrumentation

Extrae prototypes supporting OpenACC and extending Burst mode to OpenMP

Paraver easy-to-use features (extended hints, sessions management, automatic tutorials download)

Improvements in Paraver timelines (colors management, what-where function line)

Improvements in Paraver tables (columns ordering, independent object selection)

Robust Basic Analysis module with support to MPI+X hybrid codes, burst mode and I/O efficiencies



POP Center of Excellence

A Centre of Excellence

productive way

Providing Services since Oct 2015

- On Performance Optimisation and Productivity
- Promoting best practices in parallel programming

Precise understanding of application and system behaviour

Suggestion/support on how to refactor code in the most















Do not guess about your code performance, measure it with POP



Some POP numbers

- More than 300 free services
- Close to 100 codes improved with our support
- 95% of the users satisfied with our work
- Around 5 training events per year











Barcelona Supercomputing Center Centro Nacional de Supercomputación

OmpSs-2 and TAMPI

For further information please visit https://pm.bsc.es/dlb



Data-flow programming model

Advanced dependency system

• *in/inout, concurrent, commutative,* weak, multideps, scalar & array reductions

Optimized for many-core processors

- Scalable scheduler based o a novel Delegation Lock
- Wait-free dependency system
- Work sharing tasks (task for)
- Good integration with communication and storage APIs
 - TAMPI (MPI)
 - TAGASPI (GASPI)
 - TASIO (Linux) & TASPDK (Intel SPDK)
- Native integration with Dynamic Load Balancing (DLB) library





CPU

CPU 2

CPU 3

CPU

CPU 1

CPU 2 F A0

CPU 3

CPU

CPU '

CPU 2

CPU 3

release deps

TF B0

F B0

T A0

TB

barrier TF → oss task for

TF A0

E A0

TF C0

TF C0 TF A1

F C0

F C0

F C0

TF A1

FA1

FA1

TE B1

F → omp for

TE C1

TA1

F C1

F C1

T → omp/oss task

F C1

FB1

FB1





SC 2020 Release

https://github.com/bsc-pm/ompss-2-releases

New features

- New LLVM compiler with support for all OmpSs-2 features expect device)
- New user friendly config file
- Support for NUMA systems: data distribution policies, locality-aware scheduler and data tracking system
- Tracing support for kernel and user events
- Enhanced runtime support for hyperthreading
- Enhanced performance for systems with weak memory models (ARM and Power)
- Array reductions in CUDA



OmpSs-2 NUMA-Aware System



New unified kernel and user space tracing



Task-Aware MPI (TAMPI) https://github.com/bsc-pm/tampi

- TAMPI makes easier hybrid programming combining OpenMP/OmpSs-2 and MPI
- It can be used on top of any MPI implementation (Intel, MPICH, ParastationMPI, etc)
- Support of blocking, non-blocking on one-sided (WiP) MPI primitives inside tasks





Supercomputing Centro Nacional de Supercomputación

Dynamic Load Balancing (DLB)

For further information please visit https://pm.bsc.es/dlb



• **DLB** is a dynamic library transversal to the different layers of the **HPC** software stack

• **Objective**: Maximize the utilization of computational resources inside a node

Integrated with:

OpenMP

OmpSs Slurm

• **DLB** offers different levels of integration:

- Transparent to the application
- API for application fine tuning
- API for runtimes and programming models

• Since 2012

- Current stable release DLB 2.1
- Available under LGPLv3
- https://github.com/bsc-pm/dlb.git

https://pm.bsc.es/dlb

- ✓ Documentation
- ✓ Downloads
- ✓ User guide
- ✓ Tutorial
- Publications
- ✓ Contact



Load balance hybrid applications

MPI1

Redistribute computational resources at shared memory level



- Re-assign computational resources at runtime between processes
- API for resource managers
 - Prioritize applications
 - Allow interactive visualization
- API for applications
 - **Release resources**









runtime

 Collect application performance metrics at

###	Monitoring Region App	Summary ####################################
###	Name:	MPI Execution
###	Parallel efficiency :	0.87
###	 Communication eff. 	: 1.00
###	- Load Balance :	0.87
###	- LB_in :	0.87
###	- LB_out:	1.00

- Application summary of efficiencies
 - At finalization and at runtime
 - Whole execution and user defined regions
- API for monitoring efficiencies at runtime

DLB has three modules **independent** and **compatibles**



https://pm.bsc.es/dlb



Barcelona Supercomputing Center Centro Nacional de Supercomputación

OmpSs2 + OpenACC

For further information please contact antonio.pena@bsc.es

Why OmpSs-2 + OpenACC?



OmpSs-2 + OpenACC Interoperability (Currently available as of OmpSs-2 v2.4)

- Combining the programming models:
 - The user is expected to use only compute constructs from the OpenACC model;
 - No data transfers clauses
 - No async (asynchronous behavior is implied in tasking; managed automatically by OmpSs-2)
 - No executables (initialization, device management)





- Hierarchy of Programming Models
 - OmpSs-2 task-parallel programming model is combined with
 OpenACC data-parallel programming model
 - Scientific applications can be broken down to parallel tasks, in turn those tasks can be suited for data-parallel accelerator execution
 - OmpSs-2 runtime can be launching multiple OpenACC regions concurrently, from independent tasks running on different CPU

threads

Experimental evaluation

- CTE-POWER cluster based on IBM Power9 processors
 - 2 x IBM Power9 8335-GTH @ 2.4GHz (3.0GHz on turbo, 20 cores and 4 threads/core, total 160 threads per node) _
 - 4 x GPU NVIDIA V100 (Volta) with 16GB HBM2.

Centro Nacional de Supercomputación

- ZPIC: 2D Electromagnetic particle-in-cell (https://github.com/nlg550/ZPIC_OmpSs2)
- Speedup over pure OpenACC version achived by taking advantge of more OmpSs-2 parallel tasks that can be overlaped to hide latency.
- Code complexity remains low, programmers only concentrates on compute construct while OmpSs-2 handles task scheduling and synchronization



ZPIC Performance Results



Barcelona Supercomputing Center Centro Nacional de Supercomputación

OmpSs@FPGA

For further information please contact pm.bsc.es

OmpSs@FPGA

Allows easy programmability (pragma based offload) and usability (one-click compilation with autoAIT) of FPGAs





eOmpSs@FPGA

An evolution of OmpSs@FPGA classical offload model distributes the control among the computing elements embedding a HW runtime in the FPGA

```
#pragma omp target device(fpga)
#pragma omp task inout([BS]a)
void update fpga(int *a, int val, size t BS) {
  for (size t i=0; i<BS; ++i) a[i] += val;</pre>
#pragma omp target device(fpga)
#pragma omp task inout([LEN]a) inout([LEN/BS]index)
void update blocked(int *a.int *index.int val.size t LEN.size t
BS) {
 for (size t i=0; i<(LEN/BS); i++])</pre>
    update fpga(a+BS*index[i], val, BS);
  #pragma omp taskwait
int main(...) {
  int *a = (int *)malloc(NUM ELEM*sizeof(int));
  int *index=(int*)malloc(NUM ELEM/NUM ELEM BLOCK*sizeof(int));
  update blocked(a, index, 2020, NUM ELEM, NUM ELEM BLOCK);
  #pragma omp taskwait
```



Allows FPGA2FPGA direct control & communication

Improves FPGA Performance over centralized models

Spectra Performance



OpenCL (Stratix 10) Distributed (Alveo U200) Distributed (ZU9)

N-Body scalability for multiple FPGAs





Picos OmpSs manager

Tasks and dependences management HW support for many-core architectures



Better absolute performance than alternative software runtimes for existing architectures



#cores

Barcelona Supercomputing Center Centro Nacional de Supercomputación



Barcelona Supercomputing Center Centro Nacional de Supercomputación

OmpSs@cluster

For further information please contact paul.carpenter@bsc.es

OmpSs-2@cluster

- OmpSs-2 programming model for distributed memory
- Nanos6 runtime transparently offloads tasks among nodes
 - Scheduling, dependencies and data copies handled by the runtime system
- Interoperable with MPI and DLB (dynamic load balancing)
- Common virtual memory layout among all nodes in application MPI rank



Centro Nacional de Supercomputación



Common virtual memory layout

OmpSs-2@cluster: advantages

- Ease of programming
 - OmpSs-2 task annotations
- Efficient
 - Task hierarchies supported using weak dependencies
- Run OmpSs-2 application across multiple nodes
- Cross-node DLB (dynamic load balancing) in MPI+OmpSs-2 application



MPI + OmpSs-2: imbalanced load on two nodes

MPI + OmpSs-2@cluster: balanced load on two nodes





Supercomputing Centro Nacional de Supercomputación

Automatic Data Placement for Heterogeneous Memory Systems

For further information please contact antonio.pena@bsc.es

Heterogeneous Memory Systems



Distribute memory objects







Methodology (Intel Optane PMem)

Methodology

- 1. Profile
- 2. Assess optimal distribution
- 3. Run unmodified binary



Evolved version of:

A. J. Peña and P. Balaji, "Toward the efficient use of multiple explicitly managed memory subsystems", IEEE Cluster 2014

- LAMMPS
 - Keep performance w/ DRAM reduction vs. Memory Mode @16GB
 - Even at 1/4th DRAM size!
- OpenFOAM
 - The gain in performance w.r.t. Memory Mode is higher as simulations get longer

This work is done under the Intel-BSC Exascale Laboratory



Automatic data placement for heterogeneous memory systems

- Evaluate performance of explicitly managed memory tiers vs. cache-like HW-managed alternatives
- Application-level automatic data placement Framework
 - Ecosystem of tools
 - Dynamic memory allocation granularity (objects)
 - Offline object distribution based on initial profiling execution

Summary of the workflow:

- 1. Compile application with the flags to generate debugging information. No source code changes are required
- 2. Profiling execution to collect per-object cache behavior data (e.g. misses , avg. access time, ...)
- 3. Assess the optimal distribution of the different objects among the available memory subsystems
- 4. Execute with interposition library that automatically places each object to the corresponding memory subsystem





Experimental evaluation

- Server with DDR4 + OptaneDC persistent memory DIMMs
 - Intel Xeon Platinum 8260L CPU @ 2.30GHz
 - Intel software stack (compiler, MPI)
- Data distributions based on different profiling data and several amounts of DRAM available
 - Memory-mode baseline uses 16GB of DRAM as HW-managed cache
- Up to around 2x speedup over baseline for HPCG and MiniFE
 - Even using only ¼ of DRAM w.r.t memory-mode
- In other cases we are within negligible performance improvement/degradation w.r.t memory-mode







MiniFE



HPCG



Supercomputing Centro Nacional de Supercomputación

OpenMP taskgraph performance optimization

For further information please contact eduardo.quinones@bsc.es

OpenMP taskgraph for Performance Optimization

The task-based OpenMP user code is replaced by an optimised execution of the corresponding **Task Dependency Graph (TDG)** on the targeted device, i.e., **SMP** and **GPU**



Benefits

- 1. The runtime task structure becomes much more lighter, allowing to **exploit finer-grain parallelism**
- 2. The OpenMP TDG representation can be transformed to other graph-based API, e.g., CUDA graphs, **enhancing programmability**

<pre>void foo() {</pre>	
<pre>// Creation of the kernel node T1.1 cudaGraphNode_t node_T1_1; cudaKernelNodeParams nodeArgs_T1_1={0}; nodeArgs_T1_1.func = (void *) f; void *kernelArgs_T1_1[3] = {&Ah[1]}; nodeArgs_17.kernelParams = (void * *) kernelArgs_17; cudaGraphAddKernelNode(&node_17,graph[0],NULL, 0,&nodeArgs_17 // Creation of the kernel node T2.1</pre>);

OpenMP taskgraph for Performance Optimization

OpenMP taskgraph in SMP

Centro Nacional de Supercomputación

Exploit finer-grain parallelism by reducing:

- Contention on runtime structures
- Overhead of the OpenMP tasking model management



Marenostum 4 node: Two sockets Intel Xeon Platinum 8160 CPU, 24 cores each, @2.10GHz, 32KB L1 and 1MB L2, private to each socket Barcelona Supercomputing Center

OpenMP taskgraph to CUDA graph

- Exploit the define-once-run-repeatedly execution model
- Enhanced programmability:
 - +6 lines of code added with OpenMP taskgraph vs.
 +15500 lines of code for the CUDA graph definition





Barcelona Supercomputing Center Centro Nacional de Supercomputación

FTI: Fault Tolerance Interface

For further information please contact leonardo.bautista@bsc.es

Fault Tolerance Interface (FTI)

Multilevel Checkpointing library

- 4 levels of performance / reliability
- Fast Asynchronous Checkpointing
- Transparent Support for GPUs
- IO modes: POSIX, HDF5, MPI-IO
- Support for both N-N and N-1 ckpt.
- Elastic Recovery with less/more ranks
- Differential Dynamic Checkpointing
- Extentions to complement ABFT
- Incremental Checkpointing

Local Storage: SSD, PCM, NVM. Fastest checkpoint level. Low reliability, transient failures.

Partner Copy: Ckpt. Replication. Fast copy to neighbor node. It tolerates single node crashes.

RS Encoding: Ckpt. Encoding. Slow for large checkppoints. Reliable, multiple node crashes.

File System: Classic Ckpt. Slowest of all levels. The most reliable. Power outage.



New release! FTI v1.5 "Rabat":<u>https://github.com/leobago/fti/releases/tag/1.5</u> Full Documentation: <u>https://fault-tolerance-interface.readthedocs.io/en/latest/</u>

Fault Tolerance Interface (FTI)





*(to appear)





Barcelona Supercomputing Center Centro Nacional de Supercomputación

Programming with PyCOMPSs/COMPSs

For further information please visit compss.bsc.es

Programming with PyCOMPSs/COMPSs





@task(c=INOUT) def multiply(a, b, c): c += a*b



Task-based programming model ٠

- Distributed computing platforms: clusters, clouds, and ٠ container infrastructures
 - Docker, Singularity and Mesos
- Python, C/C++, Java interfaces
- Builds a task graph at runtime that express potential ٠ concurrency
- Parallelism and data transfer handled ٠ by runtime
- Support for parallel tasks: MPI, OpenMP, threads
- Other features: task contraints, ٠ stream data, IO tasks

```
initialize variables()
for i in range(MSIZE):
   for j in range(MSIZE):
   for k in range (MSIZE):
         multiply (A[i][k], B[k][j],
C[i][j])
compss barrier()
```









Programming with PyCOMPSs/COMPSs

• Good scalability in real problems



Execution time and speedup of Multi-Level Monte Carlo algorithm executed in up to 128 nodes of MareNostrum 4 (ExaQUte project)

• COMPSs version 2.8: New features

- New reduction clause to support user-defined reductions. The runtime implements a locality aware algorithm that reduces inter-node transfers
- New @container annotation to support tasks deployed in containers
- Other extensions and bug fixing





Supercomputing Centro Nacional de Supercomputación

EAR: Energy Aware Runtime

For further information please contact julita.corbalan@bsc.es

EAR: Energy Aware Runtime

The System Software tool for energy optimization, monitoring, control and accounting

• BSC – Lenovo collaboration project since 2016



Energy management framework

- Power monitoring extensible through plugins. EAR DB
- Flexible and configurable
- Heterogenous cluster support
- Cluster energy limits





- 100% Transparent to users and Runtime optimization
- Neither user input nor historic information
- Energy models and policies as plugins
- SLURM plugin for Job submission. Intel MPI and OpenMPI





EAR: Energy Aware Runtime

More info...

- BSC Contact: Julita Corbalan BSC (julita.corbalan@bsc.es) ٠
- Operational since August 2019 at LRZ on SuperMUC NG 6480 nodes system ٠



- Open Source & Licence: BSD-3 license for individual/non-commercial use . EPL-1.0 license for ٠ commercial use
- Download: https://gitlab.bsc.es/ear_team/ear/-/tree/EAR_3.3 ٠
- Professional services through EAS BSC-UPC spin-off: www.eas4dc.com ٠
- What's next: NVIDIA and AMD support. Powercap. ٠

Center





Supercomputing Centro Nacional de Supercomputación

DISLIB: machine learning library on top of PyCOMPSs

For further information please visit dislib.bsc.es

Dislib: parallel machine learning

dislib: Collection of machine learning algorithms developed on top of PyCOMPSs

- Unified interface, inspired in scikit-learn (fit-predict)
- Based on a distributed data structure (ds-array)
- Unified data acquisition methods
- Parallelism transparent to the user PyCOMPSs parallelism hidden
- Open source, available to the community

Provides multiple methods:

- data initialization
- Clustering
- Classification
- Model selection, ...









Dislib: parallel machine learning

 Good scalability in cluster execution. For very large sizes, dislib can obtain results while competitors fail to finish the execution



- Dislib version 0.6.0: new features
 - New methods: Multivariate linear regression, SVD (Singular Value Decomposition), PCA using SVD, ADMM Lasso, Daura clustering
 - New ds-array operators, matmul, kronecker product and rechunk methods for of ds-arrays
 - Other improvements and bug-fixing





Barcelona Supercomputing Center Centro Nacional de Supercomputación

Numerical libraries using OmpSs

For further information please contact marc.casas@bsc.es

Numerical Libraries: Simple and efficient parallel codes

Dense Linear Algebra: Our code transformations leverage data locality while keeping code simplicity.

Algorithm 1 baseline dtrsm				
1: numRows = M	\triangleright There are a total of M tiles in B			
2: for t = 1 in numRows do				
3: #pragma omp task $in(A_{tt}) inout(B_t)$				
4: $B_t = \text{TRSM}(B_t, A_{tt})$				
5: for $n = t + 1$ in numRows do				
6: #pragma omp task $in(A_{nt}, B_t) inout(B_n)$				
$7: \qquad B_n = A_{nt}B_t$	ightarrow dgemm tasks to partially update the tiles of <i>B</i> below <i>t</i>			
8: end for				
9: end for				



Sparse Linear Algebra: We leverage advanced parallel constructs to express sparsity-driven dependencies.





Numerical Libraries: Simple and efficient parallel codes

We implement flexible schemes to dynamically control the amount of concurrency taking into account parallel workloads features.







Multi-level Simulation Approach (MUSA)

For further information please contact marc.casas@bsc.es

Multi-level Simulation Approach (MUSA)

- > Trace driven
 - High-level Trace
 - MPI events
 - OpenMP/OmpSs runtime system activity
 - Dynamic Instructions Trace
 - x86, Arm, RISC-V



- MPI activity is simulated using the DIMEMAS model
- Computation phases are simulated considering both
 - OpenMP/OmpSs runtime system activity
 - Shared-memory multi-core architecture
- Simulation Speed: ~10MIPS, 100 times faster than gem5







Architecture Component Architecture Parameters		Application Performance Analysis per HW Component	
Vector Processing Unit (VPU)	Processing unit frequency Vector Unit Throughput Vector Register Size Vector Register File Size	Instruction Vectorization Stalled Cycles at the VPU Level Consumed Power at the VPU	
Cache Hierarchy	# of Cache Levels Cache Storage Capacity Cache Associativity Cache Line Size Cache Replacement and Promotion	y Hit/Miss Ratios Data Reuse at the Cache Write Backs d Consumed Power per Cache	
Main Memory	Memory Bandwidth # of in-flight requests Memory Controller	Memory Bandwidth Congestion # of in-flight requests Consumed Power at MM	

From Coarse- to Fine-Grain Performance Analysis



From HW to SW

Architecture Component	Architecture Parameters	Application Performance Analysis per HW Component	Coarse-grain Application Performance Analysis
Vector Processing Unit (VPU)	Processing unit frequency Vector Unit Throughput Vector Register Size Vector Register File Size	Instruction Vectorization Stalled Cycles at the VPU Level Consumed Power at the VPU	Execution Time Power Consumption
Cache Hierarchy	 # of Cache Levels Cache Storage Capacity Cache Associativity Cache Line Size Cache Replacement and Promotion 	Hit/Miss Ratios Data Reuse at the Cache Write Backs Consumed Power per Cache	Data Movement Memory Access Pattern
Main Memory	Memory Bandwidth # of in-flight requests Memory Controller	Memory Bandwidth Congestion # of in-flight requests Consumed Power at MM	Data Reuse



From HW to SW



PROFiling-based EsTimation of performance and energy

For further information please contact petar.radojkovic@bsc.es

PR@FET: PROFiling-based EsTimation of performance and energy







MODEL EVALUATION

Experimental environment

- * Sandy Bridge-EP E5-2670: DDR3-800/1066/1333/1600
- * Knights Landing Xeon Phi 7230: DDR4-2400 + MCDRAM
- * Comparing to simulations: ZSim + DRAMSim2
- * SPEC CPU2006 + 4 UEABS HPC applications

Conclusions

- * Sandy Bridge evaluations:
 - Narrow estimation ranges
 - Average difference from measured values:
 - 1.8%, 3.8% and 5.1% for the high-bandwidth benchmarks,
 - 1%, 1.3% and 1.6% over the low-bandwidth benchmarks
 - Average error of power and energy estimations below 3%
- * Knights Landing evaluations:
 - Narrow estimation ranges
 - Average difference from measured values:
 - 7% for the high-bandwidth benchmarks,
 - 1.6% over the low-bandwidth benchmarks
- * PROFET vs. ZSim + DRAMSim2 evaluations:
- PROFET prediction follows the trend of the actual measurements
- Average difference from measured values:
- PROFET 3.6%
- Simulator 15.7%
- PROFET is three orders of magnitude faster than ZSim+DRAMSim2



FURTHER READING

PROFET: Modeling System Performance and Energy Without Simulating the CPU

Proceedings of the ACM on Measurement and Analysis of Computing Systems - SIGMETRICS, Article 34 (June 2019) Milan Radulovic, Rommel Sánchez Verdejo, Paul Carpenter, Petar Radojković, Bruce Jacob, and Eduard Ayguadé



PROFET source code with examples: https://github.com/bsc-mem/PROFET (BSD-3 license)



Supercomputing Centro Nacional de Supercomputación

Seamless Emulation of Reduced Precision (SERP)

For further information please contact marc.casas@bsc.es

Seamless Emulation of Reduced Precision (SERP)

- SERP: A binary analysis tool based on PIN to instrument and analyze scientific workloads.
 - SERP intercepts all instructions executed by these frameworks.
 - SERP rounds the operands of some Floating-Point32 (FP32) instructions to BFloat16 (BF16) using the Rounding to Nearest Even (RNE) algorithm.
 - The cost of operands rounding is reduced by:
 - using vectorization intrinsics.

Supercompu Center

entro Nacional de Supercomputación

avoid redundant rounding of instructions of the same Basic Block.



SERP allows precise accuracy analysis

- SERP enables the analysis of reduced-precision formats (E.g. BFloat16) on relevant workloads like DNN training.
- SERP can be easily combined with PIN-based tools like Sniper to provide performance estimations.



Instruction Breakdown

Static Techniques on ResNet-50

Static Techniques on seq2seq





Barcelona Supercomputing Center Centro Nacional de Supercomputación

High-resolution Deep Learning

For further information please contact dario.garcia@bsc.es

High-resolution Deep Learning

• High-Resolution (HR) image processing is a matter of life and death (medical

imaging, autonomous driving, etc.)

• Variable-Shaped (VS) image processing is how real world data works (each

device generates images at different resolution and aspect ratio)

• Current DL Software is inadequate (tensor size limits, batch size limitations,

batch normalization inconsistencies, excessive padding, etc.)

• Current DL Hardware is inadequate (limited GPU memories, poor CPU

efficiency, benchmarks based on low-resolution tasks, etc.)



Insights into HR-VS Deep Learning

- We need a SW benchmark to assess methods
 - MAMe dataset (37K HR-VS artwork images)
 - https://hpai.bsc.es/MAMe-dataset/
 - Baseline results: HR > LR

- > We need a *HW* benchmark to assess performance
 - Low res. vs Mid. res. vs High res.
 - Memory needs vary up to 40% among batches
 - Num. instructions goes down with padding
 - Some architectures do best in HR, some in LR
 - Benchmark to be released soon

Barcelona Supercomputing

ntro Nacional de Supercomputación

Center





y axis: Memory x axis: batches







Barcelona Supercomputing Center Centro Nacional de Supercomputación

Blockchain research

For further information please contact leonardo.bautista@bsc.es

Blockchain Research - ETH2 Monitor

- Ethereum 2.0 Sharding
- Testing network robustness
- Monitoring clients in testnet
- Chain Data analytics
- Blockchain Simulations









Barcelona Supercomputing Center Centro Nacional de Supercomputación

www.bsc.es